/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2008-2009 Michal Simek <[email protected]>
 * Copyright (C) 2008-2009 PetaLogix
 * Copyright (C) 2006 Atmark Techno, Inc.
 */

#ifndef _ASM_MICROBLAZE_REGISTERS_H
#define _ASM_MICROBLAZE_REGISTERS_H

#define MSR_BE    (1<<0) /* 0x001 */
#define MSR_IE    (1<<1) /* 0x002 */
#define MSR_C    (1<<2) /* 0x004 */
#define MSR_BIP    (1<<3) /* 0x008 */
#define MSR_FSL    (1<<4) /* 0x010 */
#define MSR_ICE    (1<<5) /* 0x020 */
#define MSR_DZ    (1<<6) /* 0x040 */
#define MSR_DCE    (1<<7) /* 0x080 */
#define MSR_EE    (1<<8) /* 0x100 */
#define MSR_EIP    (1<<9) /* 0x200 */
#define MSR_CC    (1<<31)

/* Floating Point Status Register (FSR) Bits */
#define FSR_IO        (1<<4) /* Invalid operation */
#define FSR_DZ        (1<<3) /* Divide-by-zero */
#define FSR_OF        (1<<2) /* Overflow */
#define FSR_UF        (1<<1) /* Underflow */
#define FSR_DO        (1<<0) /* Denormalized operand error */

/* Machine State Register (MSR) Fields */
# define MSR_UM        (1<<11) /* User Mode */
# define MSR_UMS    (1<<12) /* User Mode Save */
# define MSR_VM        (1<<13) /* Virtual Mode */
# define MSR_VMS    (1<<14) /* Virtual Mode Save */

# define MSR_KERNEL    (MSR_EE | MSR_VM)
/* # define MSR_USER    (MSR_KERNEL | MSR_UM | MSR_IE) */
# define MSR_KERNEL_VMS    (MSR_EE | MSR_VMS)
/* # define MSR_USER_VMS    (MSR_KERNEL_VMS | MSR_UMS | MSR_IE) */

/* Exception State Register (ESR) Fields */
# define      ESR_DIZ    (1<<11) /* Zone Protection */
# define      ESR_S        (1<<10) /* Store instruction */

#endif /* _ASM_MICROBLAZE_REGISTERS_H */